CPU IRQ 0 of PowerPC405

bridged with qnx.bsp
Post Reply
Armin Steinhoff

CPU IRQ 0 of PowerPC405

Post by Armin Steinhoff » Mon Mar 20, 2006 2:30 pm

Hi,

I have to handle the CPU IRQ 0 interrupt of a MIP405gp board.
Is this interrupt still assigned to the vector number 25 ??
I'm using the binary BSP for the Walnut board ...

Regards

--Armin

Dave Green

Re: CPU IRQ 0 of PowerPC405

Post by Dave Green » Mon Mar 20, 2006 6:19 pm

Armin Steinhoff <a-steinhoff@web.de> wrote:
Hi,

I have to handle the CPU IRQ 0 interrupt of a MIP405gp board.
Is this interrupt still assigned to the vector number 25 ??
I'm using the binary BSP for the Walnut board ...

Regards

--Armin
Yes, PPC405 external interrupt 0 is mapped to QNX irq 25.


---

David Green (dgreen@qnx.com)
QNX Software Systems Ltd.
http://www.qnx.com

Armin Steinhoff

Re: CPU IRQ 0 of PowerPC405

Post by Armin Steinhoff » Mon Mar 20, 2006 8:08 pm

Dave Green wrote:
Armin Steinhoff <a-steinhoff@web.de> wrote:


Hi,


I have to handle the CPU IRQ 0 interrupt of a MIP405gp board.
Is this interrupt still assigned to the vector number 25 ??
I'm using the binary BSP for the Walnut board ...


Regards


--Armin



Yes, PPC405 external interrupt 0 is mapped to QNX irq 25.
Thank you. That makes it possible to handle the interrupt controllers of
the South Bridge of the MIP405 board in my interrupt handler of my
resource manager (just as an intermediate solution until a BSP is
available:) )

Best Regards

--Armin

---

David Green (dgreen@qnx.com)
QNX Software Systems Ltd.
http://www.qnx.com

Post Reply

Return to “qnx.bsp”