pll registers

bridged with qdn.public.ddk.graphics
Post Reply
madoda

pll registers

Post by madoda » Thu Apr 25, 2002 8:57 am

've got the matrox spec with me and my problem is like l seem not to
find the proper registers to write my pll calculations. is there anyone
who has programed the matrox mode swichter directly ? which registers
are responsible for the DAC, and PLL for the mga2164W.

thanks

madoda

Hardware Support Account

Re: pll registers

Post by Hardware Support Account » Thu Apr 25, 2002 8:42 pm

Hi,

We use the video BIOS to set the video mode on all Matrox chips
older than the G200 series. The specs for the mga2164W available
on the Matrox developer's site do not appear to contain the registers
for the PLL and DAC. I would recommend contacting Matrox on this
issue.

Regards,

Joe

madoda <bongani.masuku@soft-gate.de> wrote:
've got the matrox spec with me and my problem is like l seem not to
find the proper registers to write my pll calculations. is there anyone
who has programed the matrox mode swichter directly ? which registers
are responsible for the DAC, and PLL for the mga2164W.

thanks

madoda

Post Reply

Return to “qdn.public.ddk.graphics”